 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| OKI Semiconductor MSM5412222A 262,214-Word x 12-Bit Field Memory DESCRIPTION www..com REVISION-3 1999.6.10 The OKI MSM5412222A is a high performance 3-Mbit, 256K X 12-bit, Field Memory. It is especially designed for high-speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies and Multi-media systems. MSM5412222A is a FRAM for wide or low end use in general commodity TVs and VTRs exclusively. MSM5412222A is not designed for high end use in medical systems, professional graphics systems which require long term picture storage, data storage systems and others. Two or more MSM5412222As can be cascaded directly without any delay devices between them. (Cascading provides larger storage depth or a longer delay). Each of the 12-bit planes has separate serial write and read ports. These employ independent control clocks to support asynchronous read and write operations. Different clock rates are also supported, which allow alternate data rates between write and read data streams. The MSM5412222A provides high speed FIFO, First-In First-Out, operation without external refreshing: MSM5412222A refreshes its DRAM storage cells automatically, so that it appears fully static to the users. Moreover, fully static type memory cells and decoders for serial access enable the refresh free serial access operation, so that serial read and/or write control clock can be halted high or low for any duration as long as the power is on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration logic. The MSM5412222A's function is simple, and similar to a digital delay device whose delay-bitlength is easily set by reset timing. The delay length, and the number of read delay clocks between write and read, is determined by externally controlled write and read reset timings. Additional SRAM serial registers, or line buffers for the initial access of 256 X 12-bit enable high speed first-bit-access with no clock delay just after the write or read reset timings. Additionally, the MSM5412222A has a write mask function or input enable function (IE), and read-data skipping function or output enable function (OE). The differences between write enable (WE) and input enable (IE), and between read enable (RE) and output enable (OE) are that WE and RE can stop serial write/read address increments, but IE and OE cannot stop the increment, when write/read clocking is continuously applied to MSM5412222A. The input enable (IE) function allows the user to write into selected locations of the memory only, leaving the rest of the memory contents unchanged. This facilitates data processing to display a "picture in picture" on a TV screen. The MSM5412222A is similar in operation and functionality to OKI 1-Mbit Field Memory MSM514222C and 2-Mbit Field Memory MSM518222A. Three MSM514222Cs or one MSM514222C plus one MSM518222A can be replaced simply by one MSM5412222A. OKI Semiconductor MSM5412222A FEATURES Single power supply : 5 V 10% 512 Rows X 512 Columns X 12 bits Fast FIFO (First-In First-Out) operation High speed asynchronous serial access Read/write cycle time 25 ns/30 ns Access time 23 ns/25 ns Direct cascading capability Write mask function (Input enable control) Data skipping function (Output enable control) Self refresh (No refresh control is required) Package options: 44-pin 400 mil plastic TSOP (Type II) (TSOPII44-P-400-0.80-K) (Product : MSM5412222A-xxTS-K) 40-pin 400 mil plastic SOJ (SOJ40-P-400-1.27) (Product : MSM5412222A-xxJS) xx indicates speed rank. www..com PRODUCT FAMILY Family MSM5412222A-25TS-K MSM5412222A-30TS-K MSM5412222A-25JS MSM5412222A-30JS Access Time(Max.) 23ns 25ns 23ns 25ns Cycle Time(Min.) 25ns 30ns 25ns 30ns Package 400 mil 44-Pin TSOP( ) 400 mil 40-pin SOJ 2 OKI Semiconductor MSM5412222A PIN CONFIGURATION(TOP VIEW) Vss DIN11 DIN10 NC DIN9 DIN8 www..com DIN7 DIN6 NC DIN5 DIN4 DIN3 DIN2 NC DIN1 DIN0 SWCK RSTW NC WE IE Vcc 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 Vss DOUT11 DOUT10 NC DOUT9 DOUT8 DOUT7 DOUT6 NC DOUT5 DOUT4 DOUT3 DOUT2 Vss DOUT1 DOUT0 SRCK RSTR NC RE OE Vcc 44-PIN Plastic TSOP() (K Type) Vss NC DIN11 DIN10 DIN9 DIN8 DIN7 DIN6 DIN5 DIN4 DIN3 DIN2 DIN1 DIN0 SWCK RSTW WE IE NC Vcc 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 33 34 32 31 30 29 28 27 26 25 24 23 22 21 Vss NC DOUT11 DOUT10 DOUT9 DOUT8 DOUT7 DOUT6 DOUT5 DOUT4 DOUT3 DOUT2 DOUT1 DOUT0 SRCK RSTR RE OE Vss Vcc 40-PIN Plastic SOJ Pin Name SWCK SRCK WE RE IE OE RSTW RSTR DIN0-11 DOUT0-11 Vcc Vss NC Function Serial Write Clock Serial Read Clock Write Enable Read Enable Input Enable Output Enable Write Reset Clock Read Reset Clock Data Input Data Output Power Supply(5V) Ground(0V) No Connection NOTE:The same power supply voltage must be provided to every Vccpin, and the same GND voltage level must be provided to every Vss pin. 3 www..com DOUT (G12) RE RSTR OE SRCK OKI Semiconductor Data-Out Serial Read Controller Buffer (G12) BLOCK DIAGRAM 512 Word Serial Read Register (G12) Read Line Buffer Read Line Buffer Low-Half (G12) High-Half (G12) 256 (G12) 71 Word Sub-Register (G12) 256k (G12) Memory 71 Word Sub-Register (G12) Array Decoder 256 (G12) 4 256 (G12) Write Line Buffer Low-Half (G12) 256 (G12) Write Line Buffer High-Half (G12) 512 Word Serial Write Register (G12) Data-In Buffer (G12) Serial Write Controller DIN (G12) IE WE RSTW SWCK - Read/Write and Refresh Controller Clock Oscillator VBB Generator MSM5412222A OKI Semiconductor MSM5412222A OPERATION Write Operation The write operation is controlled by three clocks, SWCK, RSTW, and WE. Write operation is accomplished by cycling SWCK, and holding WE high after the write address pointer reset operation or RSTW. www..comEach write operation, which begins after RSTW, must contain at least 80 active write cycles, i.e. SWCK cycles while WE is high. To transfer the last data to the DRAM array, which at that time is stored in the serial data registers attached to the DRAM array, an RSTW operation is required after the last SWCK cycle. Note that every write timing of MSM5412222A is delayed by one clock compared with read timings for easy cascading without any interface delay devices. Write Reset : RSTW The first positive transition of SWCK after RSTW becomes high resets the write address counters to zero. RSTW setup and hold times are referenced to the rising edge of SWCK. Because the write reset function is solely controlled by the SWCK rising edge after the high level of RSTW, the states of WE and IE are ignored in the write reset cycle. Before RSTW may be brought high again for a further reset operation, it must be low for at least two SWCK cycles. Data Inputs : D IN 0 - 11 Write Clock : SWCK The SWCK latches the input data on chip when WE is high, and also increments the internal write address pointer. Data-in setup time tDS , and hold time tDH are referenced to the rising edge of SWCK. Write Enable : WE WE is used for data write enable/disable control. WE high level enables the input, and WE low level disables the input and holds the internal write address pointer. There are no WE disable time (low) and WE enable time (high) restrictions, because the MSM5412222A is in fully static operation as long as the power is on. Note that WE setup and hold times are referenced to the rising edge of SWCK. Input Enable : IE IE is used to enable/disable writing into memory. IE high level enables writing. The internal write address pointer is always incremented by cycling SWCK regardless of the IE level. Note that IE setup and hold times are referenced to the rising edge of SWCK. 5 OKI Semiconductor MSM5412222A Read Operation The read operation is controlled by three clocks, SRCK, RSTR, and RE. Read operation is accomplished by cycling SRCK, and holding RE high after the read address pointer reset operation or RSTR. Each read operation, which begins after RSTR, must contain at least 80 active read cycles, www..comi.e. SRCK cycles while RE is high. Read Reset : RSTR The first positive transition of SRCK after RSTR becomes high resets the read address counters to zero. RSTR setup and hold times are referenced to the rising edge of SRCK. Because the read reset function is solely controlled by the SRCK rising edge after the high level of RSTR, the states of RE and OE are ignored in the read reset cycle. Before RSTR may be brought high again for a further reset operation, it must be low for at least *two SRCK cycles. Data Out : DOUT 0 - 11 Read Clock : SRCK Data is shifted out of the data registers. It is triggered by the rising edge of SRCK when RE is high during a read operation. The SRCK input increments the internal read address pointer when RE is high. The three-state output buffer provides direct TTL compatibility ( no pullup resistor required). Data out is the same polarity as data in. The output becomes valid after the access time interval tAC that begins with the rising edge of SRCK. *There are no output valid time restriction on MSM5412222A. Read Enable : RE The function of RE is to gate of the SRCK clock for incrementing the read pointer. When RE is high before the rising edge of SRCK, the read pointer is incremented. When RE is low, the read pointer is not incremented. RE setup times (tRENS and tRDSS ) and RE hold times (tRENH and tRDSH ) are referenced to the rising edge of the SRCK clock. Output Enable : OE OE is used to enable/disable the outputs. OE high level enables the outputs. The internal read address pointer is always incremented by cycling SRCK regardless of the OE level. Note that OE setup and hold times are referenced to the rising edge of SRCK. 6 OKI Semiconductor MSM5412222A Power-up and Initialization On power-up, the device is designed to begin proper operation after at least 100 us after VCC has stabilized to a value within the range of recommended operating conditions. After this 100 us stabilization interval, the following initialization sequence must be performed. Because the read and write address counters are not valid after power-up, a minimum of 80 dummy write operations (SWCK cycles) and read operations (SRCK cycles) must be www..comperformed, followed by an RSTW operation and an RSTR operation, to properly initialize the write and the read address pointer. Dummy write cycles/RSTW and dummy read cycles/RSTR may occur simultaneously. If these dummy read and write operations start while VCC and/or the substrate voltage has not stabilized, it is necessary to perform an RSTR operation plus a minimum of 80 SRCK cycles plus another RSTR operation, and an RSTW operation plus a minimum of 80 SRCK cycles plus another RSTW operation to properly initialize read and write address pointers. Old/New Data Access There must be a minimum delay of 600 SWCK cycles between writing into memory and reading out from memory. If reading from the first field starts with an RSTR operation, before the start of writing the second field (before the next RSTW operation), then the data just written will be read out. The start of reading out the first field of data may be delayed past the beginning of writing in the second field of data for as many as 70 SWCK cycles. If the RSTR operation for the first field read-out occurs less than 70 SWCK cycles after the RSTW operation for the second field write-in, then the internal buffering of the device assures that the first field will still be read out. The first field of data that is read out while the second field of data is written is called "old data". In order to read out "new data", i.e., the second field written in, the delay between an RSTW operation and an RSTR operation must be at least 600 SRCK cycles. If the delay between RSTW and RSTR operations is more than 71 but less than 600 cycles, then the data read out will be undetermined. It may be "old data" or "new" data, or a combination of old and new data. Such a timing should be avoided. Cascade Operation The MSM5412222A is designed to allow easy cascading of multiple memory devices. This provides higher storage depth, or a longer delay than can be achieved with only one memory device. 7 OKI Semiconductor MSM5412222A ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings Symbol VT IOS PD www..com Operating Temperature TOPR Storage Temperature TSTG Parameter Input Output Voltage Output Current Power Dissipation Condition at Ta=25K,Vss Ta=25K Ta=25K Rating -1.0 to 7.0 50 1 0 to 70 -55 to 150 Unit V mA W K K Recommended Operating Conditions Parameter Symbol Power Supply Voltage Vcc Power Supply Voltage Vss Input High Voltage VIH Input Low Voltage VIL Min. 4.5 0 2.4 -1.0 Typ. 5.0 0 Vcc 0 Max. 5.5 0 Vcc+1 0.8 Unit V V V V DC Characteristics Parameter Input Leakage Current Output Leakge Current Output "H" Level Voltage Output "L" Level Voltage Operating Current Standby Current Condition Symbol 0 Max. 10 10 0.4 90 5 Unit uA uA V V mA mA Capacitance Parameter Input Capacitance(DIN,SWCK,SRCK,RSTW,RSTR,WE,RE,IE,OE) Output Capacitance(DOUT) Symbol CI CO (Ta=25K a(R)EA/| Max. Unit. 7 pF 10 pF 8 OKI Semiconductor MSM5412222A AC Characteristics Parameter Access Time from SRCK DOUT Hold Time from SRCK DOUT Enable Time from SRCK www..com SWCK "H" Pulse Width SWCK "L" Pulse Width Input Data Setup Time Input Data Hold Time WE Enable Setup Time WE Enable Hold Time WE Disable Setup Time WE Disable Hold Time IE Enable Setup Time IE Enable Hold Time IE Disable Setup Time IE Disable Hold Time WE "H" Pulse Width WE "L" Pulse Width IE "H" Pulse Width IE "L" Pulse Width RSTW Setup Time RSTW Hold Time SRCK "H" Pulse Width SRCK "L" Pulse Width RE Enable Setup Time RE Enable Hold Time RE Disable Setup Time RE Disable Hold Time OE Enable Setup Time OE Enable Hold Time OE Disable Setup Time OE Disable Hold Time Output Buffer Turn-off Delay Time from OE (Vcc=5VF10%, Ta=0K to 70K) Symbol tAC tDDCK tDECK tWSWH tWSWL tDS tDH tWENS tWENH tWDSS tWDSH tIENS tIENH RE "H" Pulse Width RE "L" Pulse Width OE "H" Pulse Width OE "L" Pulse Width RSTR Setup Time RSTR Hold Time SWCK Cycle Time SRCK Cycle Time Transition Time(Rise and Fall) tIDSS tIDSH tWWEH tWWEL tWIEH tWIEL tRSTWS tRSTWH tWSRH tWSRL tRENS tRENH tRDSS tRDSH tOENS tOENH tODSS tODSH tOEZ tWREH tWREL tWOEH tWOEL tRSTRS tRSTRH tSWC tSRC tT MSM5412222A-25 Min. Max. 23 6 6 23 9 10 2 4 0 3 0 3 0 3 0 3 5 5 5 5 0 3 9 10 0 3 0 3 0 3 0 3 9 17 5 5 5 5 0 3 25 25 3 30 MSM5412222A-30 Min. Max. 25 6 6 25 12 12 2 4 0 3 0 3 0 3 0 3 10 10 10 10 0 3 12 12 0 3 0 3 0 3 0 3 9 17 10 10 10 10 0 3 30 30 3 30 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 9 OKI Semiconductor MSM5412222A Notes: 1. Input signal reference levels for the parameter measurement are VIH = 3.0 V and VIL= 0 V. The transition time tT is defined to be a transition time that signal transfers between VIH = 3.0 V and VIL = 0 V. 2. AC measurements assume tT = 3 ns. www..com 3. Read address must have more than a 600 address delay than write address in every cycle when asynchronous read/write is performed. 4. Read must have more than a 600 address delay than write in order to read the data written in a current series of write cycles which has been started at last write reset cycle: this is called "new data read". When read has less than a 70 address delay than write, the read data are the data written in a previous series of write cycles which had been written before at last write reset cycle: this is called "old data read". 5. When the read address delay is between more than 71 and less than 599, read data will be undetermined. However, normal write is achieved in this address condition. 6. Outputs are measured with a load equivalent to 1 TTL load and 30 pF. Output reference levels are VOH = 2.0 V and VOL = 0.8 V. 10 OKI Semiconductor MSM5412222A TIMING WAVEFORM Write Cycle Timing(Write Reset) n cycle 0 cycle 1 cycle 2 cycle VIH SWCK www..com tT tRSTWS tRSTWH tWSWH tWSWL tSWC VIL VIH VIL RSTW tDS tDH VIH DIN n-1 n 0 1 2 VIL V IH WE V IL V IH IE V IL Write Cycle Timing(Write Enable) n cycle Disable cycle Disable cycle n+1 cycle VIH SWCK tWENH tWDSH tWDSS tWENS VIL VIH WE VIL tWWEL tWWEH VIH DIN n-1 n n+1 VIL VIH IE VIL VIH RSTW VIL 11 OKI Semiconductor MSM5412222A Write Cycle Timing(Input Enable) n cycle n+1 cycle n+2 cycle n+3 cycle VIH SWCK tIENH tIDSH tIDSS tIENS VIL VIH www..com IE VIL tWIEL tWIEH VIH DIN n-1 n n+3 VIL VIH WE VIL VIH RSTW VIL Read Cycle Timing(Read Reset) n cycle 0 cycle 1 cycle 2 cycle VIH SRCK tRSTRS tT tRSTRH tWSRH tWSRL tSRC VIL VIH VIL VOH RSTR tAC tDDCK DOUT n-1 n 0 1 2 VOL VIH RE VIL VIH OE 12 VIL OKI Semiconductor MSM5412222A Read Cycle Timing(Read Enable) n cycle Disable cycle Disable cycle n+1 cycle V IH SRCK tRENH tRDSH tRDSS tRENS V IL VIH www..com RE tWREL tWREH VIL VOH DOUT n-1 n n+1 VOL VIH OE VIL VIH RSTR VIL Read Cycle Timing(Output Enable) n cycle n+1 cycle n+2 cycle n+3 cycle VIH SRCK tOENH tODSH tODSS tOENS VIL VIH OE tWOEN tWOEH tDECK VIL VOH DOUT n-1 n tOEZ Hi-Z n+3 VOL VIH RE VIL VIH RSTR VIL 13 |
Price & Availability of M5412222A
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |